Performance Analysis of Transient Fault-Injection and Fault-Tolerant System for Digital Circuits on FPGA
نویسندگان
چکیده
منابع مشابه
Performance Analysis of Fault Tolerant TTCAN System
Continuous demand for fuel efficiency mandate “Driveby-Wire” systems. The goal of Drive-by-Wire is to replace nearly every automotive hydraulic/mechanical system with electronics. Drive-by-Wire and active collision avoidance systems need fault tolerant networks with time triggered protocols, to guarantee deterministic latencies. CAN is an event triggered protocol which has features like high ba...
متن کاملFault Tolerant DNA Computing Based on Digital Microfluidic Biochips
Historically, DNA molecules have been known as the building blocks of life, later on in 1994, Leonard Adelman introduced a technique to utilize DNA molecules for a new kind of computation. According to the massive parallelism, huge storage capacity and the ability of using the DNA molecules inside the living tissue, this type of computation is applied in many application areas such as me...
متن کاملParameter Transient Behavior Analysis on Fault Tolerant Control System
In a fault tolerant control (FTC) system, a parameter varying FTC law is reconfigured based on fault parameters estimated by fault detection and isolation (FDI) modules. FDI modules require some time to detect fault occurrences in aero-vehicle dynamics. This paper illustrates analysis of a FTC system based on estimated fault parameter transient behavior which may include false fault detections ...
متن کاملEvolution of Fault and Noise Tolerant Digital Circuits
The field of digital electronics has since its start been in constant progression. Integrated circuits are becoming more and more dense as there is a demand for more speed and functionality. A fundamental requirement which is increasingly hard to satisfy with this development is that the system does not fail. Fault tolerance and managing noise are both major long term challenges of the digital ...
متن کاملAutomatic Ga Based Evolution of Fault Tolerant Digital Circuits
Genetic Algorithm based automatic evolution of fault tolerant digital circuits has been examined at three different levels. At the first level, multiple working designs are automatically generated, offline, without additional human design effort and each is documented with the unused resources information. This information is used for fault tolerance. Depending on the number of versions generat...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Computer Science and Applications
سال: 2020
ISSN: 2156-5570,2158-107X
DOI: 10.14569/ijacsa.2020.0110516